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Abstract 
We discuss design issues related to the extensive use of 
Enclosed Layout Transistors (ELT's) and guard rings in deep 
submicron CMOS technologies in order to improve radiation 
tolerance of ASIC's designed for the LHC experiments (the 
Large Hadron Collider at present under construction at 
CERN). We present novel aspects related to the use of ELT's: 
noise measured before and after irradiation up Lo 100 Mrad 
@io2), a model to calculate the W/L ratio and matching 
properties of these devices. Some conclusions concerning the 
density and the speed of IC's conceived with this design ap- 
proach are finally drawn. 
I. INTRODUCTION 
Enclosed Layout Transistors (ELT's, also called elsewhere 
edgeless transistors) have already been used in the early days 
of CMOS [1,2] and their effectiveness together with guard 
rings in preventing leakage currents in irradiated integrated 
circuits is well known [3,4]. In that case, the total dose toler- 
ance of the design was limited by the radiation effect in the 
gate oxide. The ultra thin gate oxide of deep submicron tech- 
nologies is inherently more tolerant to total dose effects than 
the thicker oxides encountered in less advanced technologies 
[5,6]. Deep submicron processes are therefore attractive for 
the design of ASIC's for the radiation environment of the 
LHC experiments, which is composed of pions, protons and 
other charged hadrons and neutrons. In such an cnvironment, 
SEE'S can occur only through nuclear interaction of the 
hadrons with the material constituting the IC's or in their 
close environment. In this paper we will address only total 
dose issues; a study of SEE'S in a 0.25 pm technology is pre- 
sented in [7]. The total dose tolerance required over a life 
cycle of 10 years varies iiom less than 10 Krad in the experi- 
mental cavern to a maximum of 30Mrad in the detector 
closer to the beam interaction point. The use of ELT's and 
guard rings in deep submicron technologies allows to satisfy 
these requirements, and using this approach we can profit at 
the same time from all the other advantages of these tech- 
nologies, such as speed, reduced power consumption, high 
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level of integration, high volume production (and conse- 
quently low cost) and high yield. 
In the last three years We havc designed several test chips 
that have been manufactured in some advanced commercial 
technologies available, from 0.7 to 0.25 pm. We have there- 
fore accumulated experience in the new dcsign issues arising 
from the extensive use of edgeless deviccs for the design of 
complex ICs. Such issues are discussed in this paper. 
11. EXPERIMENTAL DETAILS 
A, Technology und Test Structures Description 
We have chosen to implement the test chips in a 0.25 lirn 
CMOS technology which is a purely coiiiinercial process, i.e. 
nothing is done by the foundry to harden the gate or the field 
oxides. The basic features of the selected lechnology are given 
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The test chips that have been designed for this study con- 
single transistors (edgeless and standard, n-channel and p- 
channel) with different gate lengths; 
very wide (W = 2 mm) transistors for noise measurements, 
edgeless n-channel and normal p-channel, L = 0.36, 0.5, 
0.64, 0.78 and 1.2 pm. Such a large W was chosen to have 
an high white noise density in current at the drain and be- 
cause very wide transistors are oftcn needed in the front- 
end IC's for High Energy Physics experiments; 
0 5 matched edgeless n-channel transistor pairs with differ- 
ent gate lengths (L = 0.36, 0.5, I ,  2 atid 5 pm); 
field oxide transistors with polysilicon and metal gate, 
diffusion to diffusion or diffusion to well, with or without 
guard rings; 
digital standard cells (inverters, nand and nor gates, flip- 
flops) laid out with the proposed approach. 
tain the following test structures: 
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Results obtained with irradiated field oxide transistors 
have shown that STI does also not prevent leakage between 
devices, and that the use of guard rings is still necessary 181. 
No leakage current has been observed alter irradiation oC 
edgeless devices, as s h o w  in Figure I ,  and measurements of 
the irradiated field oxide transistors with guard rings have 
shown similar results. 
B. Static and Noise Measiirements Setup 
For the static measurements we use a Semiconductor Pa- 
rameter Analyzer (HP4145B) connected to a Semiconductor 
Test Fixture (Keithley 8007) through a Switching Matrix 
(Keithley 707); everything is controlled by a PC running a 
custom developed Labview program. This allowed to mini- 
mize the time to nerform the high number of measurements 
I
required (especially for the matching study). 
1 0 2  
The noise current at the drain of the transistors is meas- 
tired with a transin~pedance stage using a low noise wide 
band op-amp followed by a second gain stage. A Spectrum 
Analyzer (HP3588A) is used to read the output of the second 
stage during the gain, noise and background measurement 
stages and to inject a known signal during the gain measure- 
ment. The noise is then referred to the gate after background 
subtraction dividing by the gain. The DUT is biased with 
strong inversion (i.e. a drain current of 20 mA); in this case 
we use a power supply, as the noise introduced is negligible 
compared with the noise to be measured. The noise spectrum 
has been measured from 200 Hz up to 30 MHz. 
i o 4  - 
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C. Irradiation Procedure 
To test the radiation tolerance of our devices and circuits 
we have used 10 KeV X-rays (with the Seifert RP149 irradia- 
Figure 1: Drain current (log scale) and transconductancc beforc and 
after 30 Mrad (SiOz) for an edgeless 11-channel (L = 0.28 pm) and 
drain 
(si",, 
for a normal CL = o,28 p,,,) deter 
\---e, ~ ~. ~ ~ - ,  
tion system at CBRN, using dose rates varying from 5 to 
25 Krad/min) and a 6oCo source (the CNR/FRAE gamma cell 
in Bologna, Italy, with a dose rate of 3 Krad/min). ,411 the 
irradiations have been performed under worst case bias, i.e. 
the bias conditions that really occur in a circuit and that 
Very little degradation (less than 6%) of transconduc- 
tance, mobility and subthreshold swing has been observed 
( ~ i ~ .  I), indicating very little creation of interfacc states after 
30 ~~~d (sio?), 
1 *, ~~ ~~ 
maximize the irradiation effects. All the terminals arc 
grounded for the p-channel transistors and all the terminal 
are grounded except for the gate which is biased at V, for 
the n-channel transistors. 
These results conRrm the intrinsic radialion tolerance of 
deep submicron technologies and the effectivcncss of ELT's 
and guard rings in preventing leakage currents. 
Annealing has been performed on irradiated samples fol- 
lowing the ESA/SSC Basic Specification No. 22900, i.e. 24 h 
at room temperature and 168 h at 100°C (under worst case 
bias). 
111. RESULTS AND DISCUSSION 
A. ELT Parameter Degradation 
Transistors (ELT and standard) irradiated up to 10 and 
30Mrad (SO2) under worst case bias have shown limited 
threshold voltage shifts: 15 mV for n-channel and -30 mV for 
p-channel after 10 Mrad, 35 mV and -70 inV afler 30 Mrad. 
After the annealing these values were respectively 45 mV and 
-55 mV. 
In deep submicron technologies the device isolation is 
generally made with shallow-trench isolation (STI). This suc- 
cessor of the LOCOS does not eliminate the problem of leak- 
age currents from drain to source in standard n-channel de- 
vices (as proved by the curve A in Figure l). 
B. Noise measurements 
Noise performance and its degradation arc very important 
for analog design. We have therefore explored the noise in the 
200 Hz - 30 MHz bandwidth, in weak, moderate and strong 
inversion. 
At low frequency, the noise of MOS transistors is 
dominated by the l/f (or flicker) noise, which can be cx- 
pressed as [9] 
where K, should be a constant, for a givcn technology, with 
two different values for n-channel and p-clranocl transistors, 
CO, is the gate capacitance per unit arwt and U is a piimineter 
close to 1. Measurements of the wide transistors (W = 2 inm) 
before irradiation have shown that I/f noise of n-channel de- 
vices exhibits an unexpected noise incrcase Ibr devicc lengths 
bclow 0.64 p. as can be seen in Figure 2. Short n-channel 
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devices should hence he avoided in analog designs for better 
noise perFormances. 
0.2 0.4 0.6 0.8 1 1.2 1.4 
Gate Lenglh [@I 
Figure 2: l/f noise peramerer K, for n-channel and p-channel tran- 
sistors as a function of the gate length. 
We irradiated the devices up to 30, 60 and 100 Mrad 
(SOz) with 10 KeV X-rays. We have reached such a high 
dose, well beyond our goal (i.e. testing the radiation tolerance 
of our approach), to try to make a correlation between the 
increase of the oxide traps and of the llf noise. We have noted 
such a tendency after irradiation, hut it was very difficult to 
make an exact correlation due to the small degradation of the 
transistor parameters even after 100 Mrad. Aftcr annealing, 
we have seen a decrease of the l/f noise for n-channel tran- 
sistors (Fig. 3), confirmed by an,annealing of the oxide traps. 
For p-channel we have measured an annealing of the oxide 
traps whilst the l/f noise seems to increase slightly (Fig. 4). A 
similar behavior has been observed in [lo], where its origin 
was attributed to the positive bias during annealing. 
The white noise increases after 100 Mrad by 15% for 
n-channel devices and 7% for p-channel's, and stays constant 
after annealing. The white noise at the input of a MOS tran- 
sistor can be expressed as 
, 
where T is the absolute temperature, k is the Boltimenn con- 
stant and g, is the transconductance. y is equal to 23.r in 
strong inversion and 1/2.r in weak inversion, where r is the 
white noise excess factor. The increase in the noise, even if 
very small, was found to be higher than expected from the 
decrease in the transconductance. 
Figure 3 and 4 show examples of the noise tor two devices 
(one ti-chatinel and onc p-channel) before irradiation and 
affer irradiation and annealing. The measurements shown 
have been made in the moderate inversion region (Io = 
500 PA) and in saturation (V, = 800 mV). Comparable deg- 
radation of the noise parameters was measured in weak and 
100 
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Pigure 3: Noise spectrum for an enclosed n-channel (2000/0.5 bm), 
before irradiation and aftet irr'ldiation and anncaling. 
Frequency [Hzl 
strong inversion. Wc will now focus on this shape for [lie modeling of thc 
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Ld,,,,, (pm) 
n 7 %  
W/L ratio; more information about modeling of a generic 
ELT can he found in [I 11. 
n I Calculated (W/L),, 1 Extracted (W/L),, I I 4  R I 14  
Pigure 5 :  ELT shapc. The transistor can be thought uf as being 
formed by transistors of three different kinds in  parallel, labeled in 
the picture 1, 2 and 3. 
Studies of the electric field under the gate of the device, 
supported by simulations, lead to the following formula: 
1 2 3 - ** 
d - d '  __ 
= 4  2a d '  +2K , t3- (3) 1-a 
@ In- LGZGZ. In - 
d'-2aL, 2 a 
wherc c, d ,  d' = d - c .62 and a are shown in Figure 5. &is 
used in thc formula to take into account for the gate length 
shortening due to underdiffusion, photolithography and 
etching. After testing on different CMOS technologies scaling 
from 2.5 pin to 0.25 pin, a has been found to he almost tech- 
nology independent, 0.05 being the hest fit to the experimen- 
tal data. The above expression has been derived decomposing 
the transistors in three parts, labeled I ,  2 and 3 in Figure 5 
and represented in the formula by three terms. The first part 
corresponds to the linear cdges of the transistors, the second 
to the corners without the 45" cut, which is taken into account 
separately From the third part. Due to the presence of the 
polysilicon strip, necessary to integrate the gate contact out- 
side the thin gate oxidc region, the third term in the formula 
is multiplied only hy 3. Since thc polysilicon strip has a con- 
stant width, the parameter K is geometry dependent, being 
7/2 for short channel transistors (L 5 0.5 pin) and 4 for longer 
devices. 
The good agreement between the formula and measured 
W/L ratios is shown in Table 2. The cffective W/L of ELT's 
has been extracted by comparing their drain currcnt with the 
drain current of standard devices with the same L for the 
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The shapc of the enclosed transistors does not allow aspect 
ratios lower than a certain valuc. To oblain high W/L values 
it is sufficient to stretch the device i n  one or two dimensions, 
without modilying the corncrs; the calculation of the obtained 
W/L is straightforward. To havc low aspect ratios the only 
way is to incrcase the L keeping the miniinuln size for the 
distancc d. Incrcasing L in the formula leads thc terms 1 and 
3 to decrease, and aftcr a certain value 0 1  1, the constant term 
2 will dominate. In the casc of the geometry ol Figurc 5 the 
minimum W/L achicvahlc is - 2.26, and it is alinost rcached 
with L = 7 Fm. Valucs close to this also imply a considerahlc 
waste of area, compared to thc standard transistors, and 
should be avoidcd using differenl circuit topologics. 
We havc observed an asymmetry i n  the outpul conduc- 
tance, related to the non-symmetrical geometry of thc devicc. 
Since the gate is annular, the source and drain contacts can be 
chosen inside and outside the ring of the gate, or vice versa. 
Table 3 shows the measured values for the drain inside ( G d  
and outside (GdJ. The facl that G,,, is lowcr can bc cxplaincd 
as follows: the distance betwceii the pinch olf point and the 
drain, duc to the conservation oT the spacc chargc region for 
the same bias potentials, will he smaller when the drain is 
outside. An increase of VDS will in  this case increase less the 
drain current, resulting in a lower Gci0, The asymmetry bc- 
tween GCs and Gclo increases with L as the outer perimeter of 
the gate increases with L, while the inner docs nol. We have 
also compared the output conductances Gdi and GCI, 0 1  ELT's 
with the one of normal devices (Gd,,), Wc have iound that for 
L < 0.5 pm Gd,, = Gcii, while for larger gate lenglhs Gd,, values 
are close to the mean of Gdi and GtI, values. Thercfore thc 
output resistance achievable with ELT's is higher than for 
noma1 deviccs. 
Table 3 
Output conductance for enclosed n-channcl transistors ut'difkrent 
gate length. G,li = inner diSfiisiun as drain, C,I,, = outer diffusion as 
drain. Difference = (G,ti - GCitJ/G~i~~ 
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Another asymmetry that needs to be considered in de- 
signing an integrated circuit is that the inner terminal ca- 
pacitance is smaller than the one of the outer contact. This 
must be taken into account for example when pass-gates are 
used, because the charge injection towards the outer contact is 
higher. 
D. ELT's Matching 
Matching properties of transistors of identical geometry 
are critical for analog applications, as for example in differ- 
ential pairs and current mirrors. We have studied the statisti- 
cal properties of the difference in V,,, (AV,,) and in p (Ap/p) 
for pairs of identically laid out edgeless n-channcl transistors 
as a function of the gate area. We have measured 100 chips 
with 5 pairs cach, extracted Vs and p for each transistor 
(with a procedure similar to thc one proposed in [IZ]) and 
calculated AV,,, and Ap/p for each pair. The obtained histo- 
grams have been fitted with gaussian curves, and from them 
we have extracted aAVth and oAP,p We have plotted these val- 
ues as a function of the inverse of the square root of the gco- 
metrical area (SJ, as shown in Figure 6 for oAvt),, 
0 C / . ' ' ' ' '  " " " " " " " '  ' J  
0 0.2 0.4 0.6 0.8 1 
(Geom. Gate Area)."' [l/pm] 
Figure 6:  O A V , ~  values for five couples of enclosed n-channel devices 
of different gate lengths. The X axis is the inverse of the square root 
of the geometrical gate area. The straight line represents the theo- 
retical behavior described in [13], and is the asymptote of the dotted 
line. 
The values can be fitted by the following equation 
The classical formula for o~v.  docs not contain the pa- 
rameter Q [13]. In our case O A Y , ~  values show a good linear 
slope for small devices, and a kind of "saturation" behaviour 
for larger deviccs. Best-fit evaluation lcads to tlie following 
values for the equation parameters: AV,,, = (5.40 * 0.38) 
mV.pm and oo = (0.95 ? 0.12) mV. Alp!, fits well with the 
valuc based on the literature benchmark An,& = K.t,, were to, 
is the gate oxide thickncss (about 5.5 nin in a 0.25 pin tech- 
nology) and K is a constant which is round to be around 
1 mV.prn/nm for many different technologies [14]. 
The plot of oApfp show the same kind of behaviour, and 
again thc curvc can he fitted with the equation 
where the hest-fit evaluation far the parameters leads to A p  = 
(1.49 * 0.16) %.pm and 00 = (0.33 f 0.05) %. Ap is 
comparable with the other technologics values round in 
literature [15]. 
E. Device Density and Speed Considerations 
ELT's and guard rings dccrcasc the device density that can 
be achieved with the technology. For analog design the area 
penalty is important only for long channel cdgeless devices; if 
there are few of this kind of transistor in thc circuit, the in- 
crease in area will not be signiiicant. For digital design, a 
comparison has heen madc betwcen sevcriil digital standard 
cells laid out with and without the proposed approach. The 
area penalty factor introduced was round to bc betwcen 1.5 
and 3.5. 
This loss in density is unavoidablc il. wc want to use a 
standard deep submicron technology for our applications. On 
thc other hand, the altcrnativc to our approach is LO use a ra- 
diation hardcned technology; these technologies are somc 
generations behind the most advanced commercial CMOS 
technologies. If we compare the dcnsity of a 0.25 tim technol- 
ogy using edgeless transistors and guard rings with, for ex- 
ample, a 0.6 pm standard technology (which is 2 gencrations 
older), the former still achieves a higher density, up to a Cac- 
tor of 3.2 (dcpending on thc circuit). This comparison has 
heen made designing circuits with our approach and with a 
0.6 pm standard technology (an example is shown in Fig- 
urc7). We have seen that increasing tlie complexity of a 
digital gate the area benefit factor dccreases, but in a coin- 
plete digital circuit it is always at least 1.5. In all the designs 
we have only used two levels of metal, whilst in deep submi- 
cron technologies one could use more levels of metals and 
improve in this way the density. 
Although the use of ELT's slows down digital circuits due 
to an incrcasc in the node capacitances, it  still remains faster 
than other less advanccd technologies. For example, thc delay 
of an inverter biased at 2V with fan-out of I is 2.4 times less 
than that of its standard counterpart in a 0.6 pin technology 
(biased at 3.3 V), and consumes 10  Limes less power. 
0.6 pm standard 
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nique and have confirmed that our radiation tolerant design 
approach allows the use of standard decp submicron tech- 
nologies for LHC applications. NOR 
. . . .. 
NAND 
. . .  . = 3.2 Area NOR-0.6 
Area NOR.0.25 
Area NAND-0.6 - 
Area NAND-0.25 
- 2.2 
0.25 pn radiation tolerant 
NOR NAND 
Pigure 7: Comparison between areas of two digital gates laid out in 
a standard 0.6 pm technology and in a 0.25 pm technology with 
ELT's and guard rings, 
IV. CONCLUSIONS 
The very thin gate oxide of deep submicron technologies 
(- 5 nm for a 0.25 pm) is inherently more radiation tolerant 
than the one of older technologies. We have verified that 
threshold voltage shifts, subtreshold slope and transconduc- 
tance degradation after 30 Mrad (SOz) are small enough to 
be fully tolerable for our designs. 
Nevertheless STI does not prevent post irradiation leakage 
in deep submicron technologies, and the use of Enclosed Lay- 
out Transistors (ELTs) and guard rings is still necessary. Test 
chips conceived with this design approach have proven its 
effectiveness. 
To simulate and design an IC using ELTs, the character- 
istics of these devices are essential. We have derived a for- 
mula to calculate the W/L ratio which turned out to be very 
precise, and we have measured the output resistance and the 
noise as a function of the gate lengths, Noise characteristics 
are very important for front-end amplifiers for High Energy 
Physics, and we have also measured the noise degradation 
after irradiation: white noise increases by 15% for n-channel 
and 7% for p-channel after 100 Mrad (SO2), which is low 
enough to be compatible with our applications. 
Finally, we have used the results of our study to design 
digital and mixed-mode circuits in a quarter micron CMOS 
technology which could tolerate total doses of 30 Mrad (SOz) 
[16]. To help in the design of complex digital ICs with the 
suggested approach, a digital library has been designed in a 
0.25 pm technology. These circuits have allowed us to esti- 
mate the design density achievable with such design tech- 
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